VLSI SoC Design: Concepts, Perspective & Implementation
Conf 2 , as it puts the latest incoming signal closer to the output Y, there by avoiding charging of node capacitance at the junction of the two transistors- this reduces delay.
That is absolutely correct!! Thanks for posting the answer and sharing the precise explanation!
Elmore Delay Model!